You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
421 lines
15 KiB
421 lines
15 KiB
/******************************Module*Header**********************************\
|
|
*
|
|
* *******************
|
|
* * GDI SAMPLE CODE *
|
|
* *******************
|
|
*
|
|
* Module Name: p3rd.h
|
|
*
|
|
* Content: This module contains the definitions for the P2ST internal RAMDAC.
|
|
*
|
|
* Copyright (c) 1994-1999 3Dlabs Inc. Ltd. All rights reserved.
|
|
* Copyright (c) 1995-2003 Microsoft Corporation. All rights reserved.
|
|
\*****************************************************************************/
|
|
|
|
#define VideoDebugPrint
|
|
|
|
//
|
|
// 3Dlabs P3RD RAMDAC definitions
|
|
// This set of registers resides at &(pCtrlRegs->ExternalVideo)
|
|
//
|
|
typedef struct _p3rd_regs
|
|
{
|
|
RAMDAC_REG RDPaletteWriteAddress;
|
|
RAMDAC_REG RDPaletteData;
|
|
RAMDAC_REG RDPixelMask;
|
|
RAMDAC_REG RDPaletteAddressRead;
|
|
RAMDAC_REG RDIndexLow;
|
|
RAMDAC_REG RDIndexHigh;
|
|
RAMDAC_REG RDIndexedData;
|
|
RAMDAC_REG RDIndexControl;
|
|
|
|
} P3RDRAMDAC, *pP3RDRAMDAC;
|
|
|
|
// structure containing the mapped addresses for each of the P3RD registers.
|
|
// We need this since some chips like the Alpha cannot be accessed by simply
|
|
// writing to the memory mapped register. So instead we set up the following
|
|
// struct of memory addresses at init time and use these instead. All these
|
|
// addresses must be passed to WRITE/READ_FAST_ULONG.
|
|
// We also keep software copies of various registers in here so we can turn
|
|
// on and off individual bits more easily.
|
|
//
|
|
typedef struct _p3rd_data {
|
|
|
|
// register addresses
|
|
|
|
ULONG * RDPaletteWriteAddress;
|
|
ULONG * RDPaletteData;
|
|
ULONG * RDPixelMask;
|
|
ULONG * RDPaletteAddressRead;
|
|
ULONG * RDIndexLow;
|
|
ULONG * RDIndexHigh;
|
|
ULONG * RDIndexedData;
|
|
ULONG * RDIndexControl;
|
|
|
|
// RAMDAC state info
|
|
ULONG cursorModeOff; // cursor disabled
|
|
ULONG cursorModeCurrent; // disabled 32/64 mode cursor
|
|
ULONG cursorControl; // x & y zoom, etc.
|
|
ULONG cursorSize; // see P3RD_CURSOR_SIZE_*
|
|
ULONG x, y;
|
|
} P3RDData, *pP3RDData;
|
|
|
|
|
|
// macro declared by any function wishing to use the P2ST internal RAMDAC . MUST be declared
|
|
// after GLINT_DECL.
|
|
//
|
|
#define P3RD_DECL_VARS pP3RDData pP3RDinfo
|
|
#define P3RD_DECL_INIT pP3RDinfo = (pP3RDData)(ppdev->pvPointerData = &ppdev->ajPointerData[0])
|
|
|
|
#define P3RD_DECL \
|
|
P3RD_DECL_VARS; \
|
|
P3RD_DECL_INIT
|
|
|
|
// use the following macros as the address to pass to the
|
|
// WRITE_P3RDREG_ULONG function
|
|
//
|
|
// Palette Access
|
|
#define P3RD_PAL_WR_ADDR (pP3RDinfo->RDPaletteWriteAddress)
|
|
#define P3RD_PAL_RD_ADDR (pP3RDinfo->RDPaletteAddressRead)
|
|
#define P3RD_PAL_DATA (pP3RDinfo->RDPaletteData)
|
|
|
|
// Pixel mask
|
|
#define P3RD_PIXEL_MASK (pP3RDinfo->RDPixelMask)
|
|
|
|
// Access to the indexed registers
|
|
#define P3RD_INDEX_ADDR_LO (pP3RDinfo->RDIndexLow)
|
|
#define P3RD_INDEX_ADDR_HI (pP3RDinfo->RDIndexHigh)
|
|
#define P3RD_INDEX_DATA (pP3RDinfo->RDIndexedData)
|
|
#define P3RD_INDEX_CONTROL (pP3RDinfo->RDIndexControl)
|
|
|
|
|
|
// bit field definitions for the direct access registers
|
|
#define P3RD_IDX_CTL_AUTOINCREMENT_ENABLED 0x01
|
|
|
|
// indexed register definitions accessed via P3RD_LOAD_INDEX_REG() and P3RD_READ_INDEX_REG()
|
|
#define P3RD_MISC_CONTROL 0x0000
|
|
#define P3RD_SYNC_CONTROL 0x0001
|
|
#define P3RD_DAC_CONTROL 0x0002
|
|
#define P3RD_PIXEL_SIZE 0x0003
|
|
#define P3RD_COLOR_FORMAT 0x0004
|
|
#define P3RD_CURSOR_MODE 0x0005
|
|
#define P3RD_CURSOR_CONTROL 0x0006
|
|
#define P3RD_CURSOR_X_LOW 0x0007
|
|
#define P3RD_CURSOR_X_HIGH 0x0008
|
|
#define P3RD_CURSOR_Y_LOW 0x0009
|
|
#define P3RD_CURSOR_Y_HIGH 0x000a
|
|
#define P3RD_CURSOR_HOTSPOT_X 0x000b
|
|
#define P3RD_CURSOR_HOTSPOT_Y 0x000c
|
|
#define P3RD_OVERLAY_KEY 0x000d
|
|
#define P3RD_PAN 0x000e
|
|
#define P3RD_SENSE 0x000f
|
|
#define P3RD_CHECK_CONTROL 0x0018
|
|
#define P3RD_CHECK_PIXEL_RED 0x0019
|
|
#define P3RD_CHECK_PIXEL_GREEN 0x001a
|
|
#define P3RD_CHECK_PIXEL_BLUE 0x001b
|
|
#define P3RD_CHECK_LUT_RED 0x001c
|
|
#define P3RD_CHECK_LUT_GREEN 0x001d
|
|
#define P3RD_CHECK_LUT_BLUE 0x001e
|
|
#define P3RD_DCLK_SETUP_1 0x01f0
|
|
#define P3RD_DCLK_SETUP_2 0x01f1
|
|
#define P3RD_MCLK_SETUP_1 0x01f2
|
|
#define P3RD_MCLK_SETUP_2 0x01f3
|
|
#define P3RD_DCLK_CONTROL 0x0200
|
|
#define P3RD_DCLK0_PRE_SCALE 0x0201
|
|
#define P3RD_DCLK0_FEEDBACK_SCALE 0x0202
|
|
#define P3RD_DCLK0_POST_SCALE 0x0203
|
|
#define P3RD_DCLK1_PRE_SCALE 0x0204
|
|
#define P3RD_DCLK1_FEEDBACK_SCALE 0x0205
|
|
#define P3RD_DCLK1_POST_SCALE 0x0206
|
|
#define P3RD_DCLK2_PRE_SCALE 0x0207
|
|
#define P3RD_DCLK2_FEEDBACK_SCALE 0x0208
|
|
#define P3RD_DCLK2_POST_SCALE 0x0209
|
|
#define P3RD_DCLK3_PRE_SCALE 0x020a
|
|
#define P3RD_DCLK3_FEEDBACK_SCALE 0x020b
|
|
#define P3RD_DCLK3_POST_SCALE 0x020c
|
|
#define P3RD_MCLK_CONTROL 0x020d
|
|
#define P3RD_MCLK_PRE_SCALE 0x020e
|
|
#define P3RD_MCLK_FEEDBACK_SCALE 0x020f
|
|
#define P3RD_MCLK_POST_SCALE 0x0210
|
|
#define P3RD_CURSOR_PALETTE_START 0x0303 // 303..32f
|
|
#define P3RD_CURSOR_PATTERN_START 0x0400 // 400..7ff
|
|
|
|
// bit field definitions for the indexed registers
|
|
#define P3RD_MISC_CONTROL_OVERLAYS_ENABLED 0x10
|
|
#define P3RD_MISC_CONTROL_DIRECT_COLOR_ENABLED 0x08
|
|
#define P3RD_MISC_CONTROL_HIGHCOLORRES 0x01
|
|
|
|
#define P3RD_SYNC_CONTROL_VSYNC_ACTIVE_LOW 0x00
|
|
#define P3RD_SYNC_CONTROL_HSYNC_ACTIVE_LOW 0x00
|
|
|
|
#define P3RD_DAC_CONTROL_BLANK_PEDESTAL_ENABLED 0x80
|
|
|
|
#define P3RD_PIXEL_SIZE_8BPP 0x00
|
|
#define P3RD_PIXEL_SIZE_16BPP 0x01
|
|
#define P3RD_PIXEL_SIZE_24_BPP 0x04
|
|
#define P3RD_PIXEL_SIZE_32BPP 0x02
|
|
|
|
#define P3RD_COLOR_FORMAT_CI8 0x0e
|
|
#define P3RD_COLOR_FORMAT_8BPP 0x05
|
|
#define P3RD_COLOR_FORMAT_15BPP 0x01
|
|
#define P3RD_COLOR_FORMAT_16BPP 0x10
|
|
#define P3RD_COLOR_FORMAT_32BPP 0x00
|
|
#define P3RD_COLOR_FORMAT_LINEAR_EXT 0x40
|
|
|
|
#define P3RD_CURSOR_MODE_REVERSE 0x40
|
|
#define P3RD_CURSOR_MODE_WINDOWS 0x00
|
|
#define P3RD_CURSOR_MODE_X 0x10
|
|
#define P3RD_CURSOR_MODE_3COLOR 0x20
|
|
#define P3RD_CURSOR_MODE_15COLOR 0x30
|
|
#define P3RD_CURSOR_MODE_64x64 0x00
|
|
#define P3RD_CURSOR_MODE_P0_32x32x2 0x02
|
|
#define P3RD_CURSOR_MODE_P1_32x32x2 0x04
|
|
#define P3RD_CURSOR_MODE_P2_32x32x2 0x06
|
|
#define P3RD_CURSOR_MODE_P3_32x32x2 0x08
|
|
#define P3RD_CURSOR_MODE_P01_32x32x4 0x0a
|
|
#define P3RD_CURSOR_MODE_P23_32x32x4 0x0c
|
|
#define P3RD_CURSOR_MODE_ENABLED 0x01
|
|
|
|
#define P3RD_CURSOR_CONTROL_RPOS_ENABLED 0x04
|
|
#define P3RD_CURSOR_CONTROL_DOUBLE_Y 0x02
|
|
#define P3RD_CURSOR_CONTROL_DOUBLE_X 0x01
|
|
|
|
#define P3RD_DCLK_CONTROL_LOCKED 0x02 // read-only
|
|
#define P3RD_DCLK_CONTROL_ENABLED 0x01
|
|
|
|
#define P3RD_MCLK_CONTROL_LOCKED 0x02 // read-only
|
|
#define P3RD_MCLK_CONTROL_ENABLED 0x01
|
|
|
|
#define P3RD_CURSOR_PALETTE_CURSOR_RGB(RGBIndex, Red, Green, Blue) \
|
|
{ \
|
|
P3RD_LOAD_INDEX_REG(P3RD_CURSOR_PALETTE_START+3*(int)RGBIndex+0, Red); \
|
|
P3RD_LOAD_INDEX_REG(P3RD_CURSOR_PALETTE_START+3*(int)RGBIndex+1, Green); \
|
|
P3RD_LOAD_INDEX_REG(P3RD_CURSOR_PALETTE_START+3*(int)RGBIndex+2, Blue); \
|
|
}
|
|
|
|
#define P3RD_SYNC_WITH_GLINT
|
|
|
|
//
|
|
// generic read/write routines for P3RD registers
|
|
//
|
|
#define WRITE_P3RDREG_ULONG(r, d) \
|
|
{ \
|
|
WRITE_FAST_ULONG(r, d); \
|
|
MEMORY_BARRIER(); \
|
|
}
|
|
|
|
#define READ_P3RDREG_ULONG(r) READ_FAST_ULONG(r)
|
|
|
|
|
|
#if 0
|
|
// need a delay between each write to the P3RD. The only way to guarantee
|
|
// that the write has completed is to read from a GLINT control register.
|
|
// Reading forces any posted writes to be flushed out. PPC needs 2 reads
|
|
// to give us enough time.
|
|
#define P3RD_DELAY \
|
|
{ \
|
|
volatile LONG __junk; \
|
|
GLINT_GET_PACKING_MODE(__junk); \
|
|
GLINT_GET_PACKING_MODE(__junk); \
|
|
}
|
|
#else
|
|
#define P3RD_DELAY
|
|
#endif
|
|
|
|
// macro to load a given data value into an internal P3RD register. The
|
|
// second macro loads an internal index register assuming that we have
|
|
// already zeroed the high address register.
|
|
//
|
|
#define P3RD_INDEX_REG(index) \
|
|
{ \
|
|
VideoDebugPrint(("*(0x%x) <-- 0x%x\n", P3RD_INDEX_ADDR_LO, (index) & 0xff)); \
|
|
WRITE_P3RDREG_ULONG(P3RD_INDEX_ADDR_LO, (ULONG)((index) & 0xff)); \
|
|
P3RD_DELAY; \
|
|
VideoDebugPrint(("*(0x%x) <-- 0x%x\n", P3RD_INDEX_ADDR_HI, (index) >> 8)); \
|
|
WRITE_P3RDREG_ULONG(P3RD_INDEX_ADDR_HI, (ULONG)((index) >> 8)); \
|
|
P3RD_DELAY; \
|
|
}
|
|
|
|
#define P3RD_LOAD_DATA(data) \
|
|
{ \
|
|
WRITE_P3RDREG_ULONG(P3RD_INDEX_DATA, (ULONG)((data) & 0xff)); \
|
|
P3RD_DELAY; \
|
|
}
|
|
|
|
#define P3RD_LOAD_INDEX_REG(index, data) \
|
|
{ \
|
|
P3RD_INDEX_REG(index); \
|
|
VideoDebugPrint(("*(0x%x) <-- 0x%x\n", P3RD_INDEX_DATA, (data) & 0xff)); \
|
|
WRITE_P3RDREG_ULONG(P3RD_INDEX_DATA, (ULONG)((data) & 0xff)); \
|
|
P3RD_DELAY; \
|
|
}
|
|
|
|
#define P3RD_READ_INDEX_REG(index, data) \
|
|
{ \
|
|
P3RD_INDEX_REG(index); \
|
|
data = READ_P3RDREG_ULONG(P3RD_INDEX_DATA) & 0xff; \
|
|
P3RD_DELAY; \
|
|
VideoDebugPrint(("0x%x <-- *(0x%x)\n", data, P3RD_INDEX_DATA)); \
|
|
}
|
|
|
|
#define P3RD_LOAD_INDEX_REG_LO(index, data) \
|
|
{ \
|
|
WRITE_P3RDREG_ULONG(P3RD_INDEX_ADDR_LO, (ULONG)(index)); \
|
|
P3RD_DELAY; \
|
|
WRITE_P3RDREG_ULONG(P3RD_INDEX_DATA, (ULONG)(data)); \
|
|
P3RD_DELAY; \
|
|
}
|
|
|
|
// macros to load a given RGB triple into the P3RD palette. Send the starting
|
|
// index and then send RGB triples. Auto-increment is turned on.
|
|
// Use P3RD_PALETTE_START and multiple P3RD_LOAD_PALETTE calls to load
|
|
// a contiguous set of entries. Use P3RD_LOAD_PALETTE_INDEX to load a set
|
|
// of sparse entries.
|
|
//
|
|
#define P3RD_PALETTE_START_WR(index) \
|
|
{ \
|
|
WRITE_P3RDREG_ULONG(P3RD_PAL_WR_ADDR, (ULONG)(index)); \
|
|
P3RD_DELAY; \
|
|
}
|
|
|
|
#define P3RD_PALETTE_START_RD(index) \
|
|
{ \
|
|
WRITE_P3RDREG_ULONG(P3RD_PAL_RD_ADDR, (ULONG)(index)); \
|
|
P3RD_DELAY; \
|
|
}
|
|
|
|
#define P3RD_LOAD_PALETTE(red, green, blue) \
|
|
{ \
|
|
WRITE_P3RDREG_ULONG(P3RD_PAL_DATA, (ULONG)(red)); \
|
|
P3RD_DELAY; \
|
|
WRITE_P3RDREG_ULONG(P3RD_PAL_DATA, (ULONG)(green)); \
|
|
P3RD_DELAY; \
|
|
WRITE_P3RDREG_ULONG(P3RD_PAL_DATA, (ULONG)(blue)); \
|
|
P3RD_DELAY; \
|
|
}
|
|
|
|
#define P3RD_LOAD_PALETTE_INDEX(index, red, green, blue) \
|
|
{ \
|
|
WRITE_P3RDREG_ULONG(P3RD_PAL_WR_ADDR, (ULONG)(index)); \
|
|
P3RD_DELAY; \
|
|
WRITE_P3RDREG_ULONG(P3RD_PAL_DATA, (ULONG)(red)); \
|
|
P3RD_DELAY; \
|
|
WRITE_P3RDREG_ULONG(P3RD_PAL_DATA, (ULONG)(green)); \
|
|
P3RD_DELAY; \
|
|
WRITE_P3RDREG_ULONG(P3RD_PAL_DATA, (ULONG)(blue)); \
|
|
P3RD_DELAY; \
|
|
}
|
|
|
|
// macro to read back a given RGB triple from the P3RD palette. Use after
|
|
// a call to P3RD_PALETTE_START_RD
|
|
//
|
|
#define P3RD_READ_PALETTE(red, green, blue) \
|
|
{ \
|
|
red = (UCHAR)(READ_P3RDREG_ULONG(P3RD_PAL_DATA) & 0xff); \
|
|
P3RD_DELAY; \
|
|
green = (UCHAR)(READ_P3RDREG_ULONG(P3RD_PAL_DATA) & 0xff); \
|
|
P3RD_DELAY; \
|
|
blue = (UCHAR)(READ_P3RDREG_ULONG(P3RD_PAL_DATA) & 0xff); \
|
|
P3RD_DELAY; \
|
|
}
|
|
|
|
// macros to set/get the pixel read mask. The mask is 8 bits wide and gets
|
|
// replicated across all bytes that make up a pixel.
|
|
//
|
|
#define P3RD_SET_PIXEL_READMASK(mask) \
|
|
{ \
|
|
WRITE_P3RDREG_ULONG(P3RD_PIXEL_MASK, (ULONG)(mask)); \
|
|
P3RD_DELAY; \
|
|
}
|
|
|
|
#define P3RD_READ_PIXEL_READMASK(mask) \
|
|
{ \
|
|
mask = READ_P3RDREG_ULONG(P3RD_PIXEL_MASK) & 0xff; \
|
|
}
|
|
|
|
// Windows format byte-packed cursor data: each byte represents 4 consecutive pixels
|
|
#define P3RD_CURSOR_2_COLOR_BLACK 0x00
|
|
#define P3RD_CURSOR_2_COLOR_WHITE 0x55
|
|
#define P3RD_CURSOR_2_COLOR_TRANSPARENT 0xAA
|
|
#define P3RD_CURSOR_2_COLOR_HIGHLIGHT 0xFF
|
|
#define P3RD_CURSOR_3_COLOR_TRANSPARENT 0x00
|
|
#define P3RD_CURSOR_15_COLOR_TRANSPARENT 0x00
|
|
|
|
// macros to load values into the cursor array usage is P3RD_CURSOR_ARRAR_START() followed by
|
|
// n iterations of P3RD_LOAD_CURSOR_ARRAY() or P3RD_READ_CURSOR_ARRAY()
|
|
//
|
|
#define P3RD_CURSOR_ARRAY_START(offset) \
|
|
{ \
|
|
WRITE_P3RDREG_ULONG(P3RD_INDEX_ADDR_LO, (ULONG)(((offset)+P3RD_CURSOR_PATTERN_START) & 0xff)); \
|
|
P3RD_DELAY; \
|
|
WRITE_P3RDREG_ULONG(P3RD_INDEX_ADDR_HI, (ULONG)(((offset)+P3RD_CURSOR_PATTERN_START) >> 8)); \
|
|
P3RD_DELAY; \
|
|
}
|
|
|
|
#define P3RD_LOAD_CURSOR_ARRAY(data) \
|
|
{ \
|
|
WRITE_P3RDREG_ULONG(P3RD_INDEX_DATA, (ULONG)(data)); \
|
|
P3RD_DELAY; \
|
|
}
|
|
|
|
#define P3RD_READ_CURSOR_ARRAY(data) \
|
|
{ \
|
|
data = READ_P3RDREG_ULONG(P3RD_INDEX_DATA) & 0xff; \
|
|
P3RD_DELAY; \
|
|
}
|
|
|
|
// macro to move the cursor
|
|
//
|
|
#define P3RD_MOVE_CURSOR(x, y) \
|
|
{ \
|
|
WRITE_P3RDREG_ULONG(P3RD_INDEX_ADDR_HI, (ULONG)0); \
|
|
P3RD_DELAY; \
|
|
P3RD_LOAD_INDEX_REG_LO(P3RD_CURSOR_X_LOW, (ULONG)((x) & 0xff)); \
|
|
P3RD_LOAD_INDEX_REG_LO(P3RD_CURSOR_X_HIGH, (ULONG)((x) >> 8)); \
|
|
P3RD_LOAD_INDEX_REG_LO(P3RD_CURSOR_Y_LOW, (ULONG)((y) & 0xff)); \
|
|
P3RD_LOAD_INDEX_REG_LO(P3RD_CURSOR_Y_HIGH, (ULONG)((y) >> 8)); \
|
|
}
|
|
|
|
// macro to change the cursor hotspot
|
|
//
|
|
#define P3RD_CURSOR_HOTSPOT(x, y) \
|
|
{ \
|
|
WRITE_P3RDREG_ULONG(P3RD_INDEX_ADDR_HI, (ULONG)(0)); \
|
|
P3RD_DELAY; \
|
|
P3RD_LOAD_INDEX_REG_LO(P3RD_CURSOR_HOTSPOT_X, (ULONG)(x)); \
|
|
P3RD_LOAD_INDEX_REG_LO(P3RD_CURSOR_HOTSPOT_Y, (ULONG)(y)); \
|
|
}
|
|
|
|
// Cursor sizes
|
|
#define P3RD_CURSOR_SIZE_64_MONO 0
|
|
#define P3RD_CURSOR_SIZE_32_MONO 1
|
|
#define P3RD_CURSOR_SIZE_64_3COLOR 0
|
|
#define P3RD_CURSOR_SIZE_32_3COLOR 1
|
|
#define P3RD_CURSOR_SIZE_32_15COLOR 5
|
|
|
|
#define P3RD_CURSOR_SEL(cursorSize, cursorIndex) \
|
|
(((cursorSize + cursorIndex) & 7) << 1)
|
|
|
|
//
|
|
// Warning the P3 has an upside down cursor LUT, which means that
|
|
// items read from LUT entry 0 are actually read from entry 14.
|
|
// Therefore we have some macros to calculate the right value.
|
|
//
|
|
// Permedia4 behaves more naturally.
|
|
//
|
|
#define P3RD_CALCULATE_LUT_INDEX(x) \
|
|
(glintInfo->deviceInfo.DeviceId == PERMEDIA4_ID ? (x) : (14-(x)))
|
|
|
|
// Exported functions from P3RD.c
|
|
|
|
PTRENABLE vEnablePointerP3RD;
|
|
PTRDISABLE vDisablePointerP3RD;
|
|
PTRSETSHAPE bSetPointerShapeP3RD;
|
|
PTRMOVE vMovePointerP3RD;
|
|
PTRSHOW vShowPointerP3RD;
|
|
//@@BEGIN_DDKSPLIT
|
|
//DACSETUPOVERLAY vSetOverlayModeP3RD;
|
|
//PTRSETPIXMSK vP3RDSetPixelMask;
|
|
//PTRSWPCSBUF bP3RDSwapCSBuffers;
|
|
//PTRCHKCSBUF bP3RDCheckCSBuffering;
|
|
//@@END_DDKSPLIT
|